Benchmarking Mesh and Hierarchical Bus Networks in System-on-Chip Context
نویسندگان
چکیده
A simulation-based comparison scheme for on-chip communication networks is presented. Performance of the network depends heavily on the application and therefore several test cases are required. In this paper, generic synthesizable 2-dimensional mesh and hierarchical bus, which is an extended version of a single bus, are benchmarked in a SoC context with five parameterizable test cases. The results show that the hierarchical bus offers a good performance and area trade-off. In the presented test cases, a 2-dimensional mesh offers a speedup of 1.1x 3.3x over hierarchical bus, but the area overhead is of 2.3x 3.4x, which is larger than performance improvement.
منابع مشابه
Cost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملCAFT: Cost-aware and Fault-tolerant routing algorithm in 2D mesh Network-on-Chip
By increasing, the complexity of chips and the need to integrating more components into a chip has made network –on- chip known as an important infrastructure for network communications on the system, and is a good alternative to traditional ways and using the bus. By increasing the density of chips, the possibility of failure in the chip network increases and providing correction and fault tol...
متن کاملMulti-perspective Decision Support System for Hierarchical Bus Transportation Network Design: Tehran Case Study
In this paper, a multi-perspective decision support system (MP-DSS) to design hierarchical public transportation network is developed. Since this problem depends on different perspectives, MP-DSS consists of two sub-systems with macro and micro sub-systems based on travel information, land use and expert knowledge. In the micro sub-system, two sub-modules are developed considering o...
متن کاملObject Oriented Model for Evaluation of On-Chip Networks
The Network on Chip (NoC) paradigm is rapidly replacing bus based System on Chip (SoC) designs due to their inherent disadvantages such as non-scalability, saturation and congestion. Currently very few tools are available for the simulation and evaluation of on-chip architectures. This study proposes a generic object oriented model for performance evaluation of on-chip interconnect architecture...
متن کاملPerformance Evaluation of Traffic Permutations for Mesh On-Chip Networks
Networks-on-Chip (NoC) is recently proposed as an alternative to the on-chip bus to meet the increasing requirement of complex communication needs in Systems-on-Chip (SoC). Using on-chip interconnection networks in place of ad-hoc global wiring, structures the top level wires on a chip and facilitates modular design. The structured network wiring gives well-controlled electrical parameters that...
متن کامل